

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO. FILING DATE		DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/648,206 08/27/2003		/2003	Alfred P. Turley	1215-0485P (000277-078)	3492	
2292	7590	11/03/2004	EXAMI	EXAMINER		
	EWART KO	LOKE, STEV	LOKE, STEVEN HO YIN			
PO BOX 74 FALLS CHI	/ URCH, VA 2	2040-0747	ART UNIT	PAPER NUMBER		
	,			2811		
		DATE MAILED: 11/03/2004				

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application	on No.	Applicant(s)				
	•	10/648,20	10/648,206 TURLEY, ALFRED P.		P.			
	Office Action Summary	Examiner		Art Unit				
		Steven Lo	ke	2811	p~			
Period fo	The MAILING DATE of this communication a or Reply	appears on the	cover sheet with the c	correspondence add	iress			
THE - External after - If the - If NO - Failure Any I	ORTENED STATUTORY PERIOD FOR REF MAILING DATE OF THIS COMMUNICATION rsions of time may be available under the provisions of 37 CFR SIX (6) MONTHS from the mailing date of this communication. period for reply specified above is less than thirty (30) days, a repriod for reply is specified above, the maximum statutory perion reto reply within the set or extended period for reply will, by state reply received by the Office later than three months after the material part of the material part of the set of	N. 1.136(a). In no evereply within the statuod will apply and witute, cause the appl	ent, however, may a reply be tin utory minimum of thirty (30) day II expire SIX (6) MONTHS from ication to become ABANDONE	mely filed ys will be considered timely. n the mailing date of this col ED (35 U.S.C. § 133).				
Status								
1)⊠	Responsive to communication(s) filed on <u>01</u>	October 200	<u>4</u> .					
2a) <u></u> ☐	This action is FINAL . 2b)⊠ T	his action is n	on-final.	-				
3)[Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.							
Dispositi	on of Claims							
5)□	Claim(s) 1-12 is/are pending in the application. 4a) Of the above claim(s) 7-12 is/are withdrawn from consideration. Claim(s) is/are allowed. Claim(s) 1-6 is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restriction and/or election requirement.							
Applicati	on Papers							
9)	The specification is objected to by the Exam	iner.						
10)	The drawing(s) filed on is/are: a) a				·			
	Applicant may not request that any objection to t		· · · · · · · · · · · · · · · · · · ·					
11)	Replacement drawing sheet(s) including the corr The oath or declaration is objected to by the	•	=	•				
Priority (ınder 35 U.S.C. § 119				•			
a)l	Acknowledgment is made of a claim for foreignal All b) Some * c) None of: 1. Certified copies of the priority docume 2. Certified copies of the priority docume 3. Copies of the certified copies of the papplication from the International Buresee the attached detailed Office action for a light specified copies.	ents have bee ents have bee riority docume eau (PCT Rule	n received. n received in Applicat ents have been receive e 17.2(a)).	ion No ed in this National S	Stage			
2) Notice Notice Notice Notice	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-948) nation Disclosure Statement(s) (PTO-1449 or PTO/SB/	08)	4) Interview Summary Paper No(s)/Mail D 5) Notice of Informal F	ate	ı - 152)			
rape	r No(s)/Mail Date <u>10/15/04</u> .		6)					

Application/Control Number: 10/648,206

Art Unit: 2811

1. Claims 7-12 are withdrawn from further consideration pursuant to 37 CFR 1.142(b), as being drawn to a nonelected invention, there being no allowable generic or linking claim. Applicant timely traversed the restriction (election) requirement in the reply filed on 10/1/04.

Page 2

- 2. Claim 5 is objected to because of the following informalities: line 3, the phrase "a source and drain region" is unclear whether it is being referred to "a source region and a drain region". Appropriate correction is required.
- 3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 4. Claims 1-5 are rejected under 35 U.S.C. 102(b) as being clearly anticipated by Nakagawa et al.

In regards to claim 1, Nakagawa et al. show all the elements of the claimed invention in fig. 32. It is a semiconductor wafer structure, comprising: at least one bipolar transistor (BiTr) defined in said semiconductor wafer structure; at least one CMOS transistor device (nMOS, pMOS) defined in said semiconductor wafer structure; said CMOS transistor device being comprised of a thin film of semiconductor (a first polycrystalline semiconductor layer) on an insulating layer [102]; each transistor of said CMOS transistor device being defined in said thin film and including spaced apart source and drain regions [128Sn, 128Dn, 128Sp, 128Dp] and an intermediate channel region [129p, 129n], each said region being the thickness of said thin film; and a

respective gate [127] disposed on an oxide film [126] on said channel region of each said CMOS transistor device; and a plurality of electrodes [135, 136, 137, 138S, 138D, 139S, 139D] connected to selected elements [131, 133, 125b, 128Sn, 128Dn, 128Sp, 128Dp] of said bipolar transistor and said CMOS transistor device.

In regards to claim 2, Nakagawa et al. further disclose said bipolar transistor includes a base [131]; said base being of a silicon-germanium semiconductor material.

In regards to claim 3, Nakagawa et al. further disclose the thickness of said thin film of semiconductor is no more than 3000 Å (the thickness of the first polycrystalline semiconductor layer can be about 100 nm (1000 Å) (col. 24, line 57 to column 25, line 3).

In regards to claim 4, Nakagawa et al. further disclose the thickness of said thin film of semiconductor is around 1000 Å.

In regards to claim 5, Nakagawa et al. further disclose said CMOS transistor device includes first and second MOS transistors (nMOS, pMOS) each having a source region [128Sn, 128Sp] and a drain region [128Dn, 128Dp] of a different conductivity type than its channel region [129p, 129n].

- 5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 6. Claim 6 is rejected under 35 U.S.C. 103(a) as being unpatentable over Nakagawa et al. in view of Celler et al.

Art Unit: 2811

In regards to claim 6, Nakagawa et al. disclose said insulating layer [102] is on a substrate [101].

Nakagawa et al. differ from the claimed invention by not showing said substrate has a relatively high resistivity of around 1500 ohm-cm, or greater.

Celler et al. show a substrate [21] has a relatively high resistivity of greater than 10 KOhm-cm in a SOI substrate (col. 3, line 66 to col. 4, line 52).

Since both Nakagawa et al. and Celler et al. teach a polysilicon substrate in a SOI substrate, it would have been obvious to have the polysilicon substrate of Celler et al. in Nakagawa et al. because it subjects to less parasitic capacitance (the abstract of Celler et al.).

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Steven Loke whose telephone number is (571) 272-1657. The examiner can normally be reached on 7:50 am to 5:20 pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Lee can be reached on (571) 272-1732. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Application/Control Number: 10/648,206

Art Unit: 2811

Page 5

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

sl October 30, 2004 Steven Loke Primary Examiner